

Fig 1

Receive 202

Transmit 201

Rx.dat

Transmit
memory 211

Transport
layer 210

Tx.dat

Packer

TX controller 212

codes

213

217

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

Physical Layer

230




Fig 3

Packet

400

Large →

Medium →

small →






Fig 4



T.1



F. 8.4




Fig 7





Fig 8



Sync + packet type

Fig 9A

BIT BUFFER	A8	A7	A6	A5	A4	A3	A2	A1	A0	B8	B7	B6	B5	B4	B3	B2	B1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0
BIT CONTENT	0	0	1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0
“10” DETECTION	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	/
“10” DETECTION	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RESULT																											
Symbol STARTING POINTS																											

FIG.10

Fig 9 B

9/0






Fig. 9C

Fig 10



Packet Memory 211




Fig 11




Fig 12




Fig 13




Fig 14




Fig 15

Switch Network 1630






Fig 16



Preserving Packet Order w/ Transaction



No Packet or Transaction Ordering

Fig 17




Fig 18

Host 1901






Fig 19 A

Fig 19 A

Host (1901)



1901




1902

1903

Fig 19B

1900



19 C

8 b Code	9 bit symbol
0 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0 1
0 0 0 0 0 0 0 1	1 0 1 0 1 0 1 0 0
0 0 0 0 0 0 1 0	1 0 1 0 1 0 1 1 1
⋮	⋮
0 1 0 1 0 1 0 1	0 0 1 0 1 0 1 0 1
⋮	⋮
0 1 1 1 0 1 1 0	0 0 1 1 0 1 1 0
0 1 1 1 0 1 1 1	1 0 0 1 0 0 0 1 0
⋮	⋮
1 1 1 1 1 1 1 1	1 1 0 1 0 1 0 1 0

Fig 20





Fig 21A

2102


TIME FLOW



2102

Fig 21B

2111 = $\overline{D7} \overline{D6} \overline{D5} \overline{D4} \overline{D3} \overline{D2} \overline{D1} \overline{D0}$



2112

2113




Fig 22




Fig 23




Fig 24




Fig 25-




Fig 26




Fig 27




Fig 28




Fig 29

Multiport Memory Dance

30.00





Fig 30

Physical Layer 3100



31.10 31.19
Fig 31 Fig 32

Port R/W Address Data

Port	R/W	Address	Data
3	R	1000	
4	W	4000	10...1
3	W	1000	111...0
3	R	2000	

Input Queue 3201

Valid Port Data

Output Queue 3202	Valid Port	Data
1	3	11...0
	0	
	0	
	1	101...1
	3	

Fig 32




Fig 33




Fig 34






Fig 35



F1 & 36

Line Driver 3700



$$\begin{cases} RD^+ \wedge Data_{IN} = pull\ down \\ RD^- \wedge Data_{IN} = pull\ up \end{cases}$$

Variable
Driver

Fig 37A

தமிழ்நாட்டின் முதல் மாநில அரசு





Fig 8 3713




3801

Fig 38A

3812

3811

3810



3801

3821

3811

3810

3813

3812

3813

3814

3815

3816

3817

3818

3819

3820

3821

3822

3823

3824

3825

3826

3827

3828

3829

3830

3831

3832

3833

3834

3835

3836

3837

3838

3839

3840

3841

3842

3843

3844

3845

3846

3847

3848

3849

3850

3851

3852

3853

3854

3855

3856

3857

3858

3859

3860

3861

3862

3863

3864

3865

3866

3867

3868

3869

3870

3871

3872

3873

3874

3875

3876

3877

3878

3879

3880

3881

3882

3883

3884

3885

3886

3887

3888

3889

3890

3891

3892

3893

3894

3895

3896

3897

3898

3899

3900

3901

3902

3903

3904

3905

3906

3907

3908

3909

3910

3911

3912

3913

3914

3915

3916

3917

3918

3919

3920

3921

3922

3923

3924

3925

3926

3927

3928

3929

3930

3931

3932

3933

3934

3935

3936

3937

3938

3939

3940

3941

3942

3943

3944

3945

3946

3947

3948

3949

3950

3951

3952

3953

3954

3955

3956

3957

3958

3959

3960

3961

3962

3963

3964

3965

3966

3967

3968

3969

3970

3971

3972

3973

3974

3975

3976

3977

3978

3979

3980

3981

3982

3983

3984

3985

3986

3987

3988

3989

3990

3991

3992

3993

3994

3995

3996

3997

3998

3999

4000

4001

4002

4003

4004

4005

4006

4007

4008

4009

4010

4011

4012

4013

4014

4015

4016

4017

4018

4019

4020

4021

4022

4023

4024

4025

4026

4027

4028

4029

4030

4031

4032

4033

4034

4035

4036

4037

4038

4039

4040

4041

4042

4043

4044

4045

4046

4047

4048

4049

4050

4051

4052

4053

4054

4055

4056

4057

4058

4059

4060

4061

4062

4063

4064

4065

4066

4067

4068

4069

4070

4071

4072

4073

4074

4075

4076

4077

4078

4079

4080

4081

4082

4083

4084

4085

4086

4087

4088

4089

4090

3910

3920 TX clock domain = local clock domain




Fig 39A

3940

TX clock domain = local clock domain




Fig 39B





Fig 40



F: 8 4 |

Figure 42A




Fig 42A




Fig 42 B

如是等事，皆是佛說，我等當依，是故我等當依。

$$[V_{N-1}, V_N] = [1, 1]$$






Fig 42c

Half line Half line



LD = 1, iHF = 0, iPTR = "0010000000" LD = 1, iHF = 1, iPTR = "000000100"

Fig. 43



LD = 1, iHF = 0, iPTR = "0010000000"

卷之三




Fig 45






Fig 46






Fig 4.8 A

New character extraction window




Fig 4.8 B